MODELING AND CONTROL OF THREE-PHASE MULTILEVEL SHUNT ACTIVE POWER FILTER FOR MEDIUM VOLTAGE APPLICATIONS

Abdelkrim T.[1], Benamrane K.[1], Benkhelifa Aeh.[1], Berkouk E.M.[2], Benslimane T.[3]

[1]Applied Research Unit on Renewable Energies
Industrial zone, B.P. 88, Ghardaïa, Algeria
E-mail: tameur2@yahoo.fr
[2]Laboratory of Process Control, Polytechnic National School
Street Hassen Badi, El Harrach, B.P. 182 Algiers, Algeria
[3]Lab Automation and Electrification of Industrial Enterprises, University of Boumerdes
University of M'sila, BP. 166, Street Ichbilia, M'sila, Algeria
E-mail: bens082002@yahoo.fr

Abstract — This paper describes the applications of five-level diode clamped Active Power Filter (APF) to the enhancement of medium voltage network power quality by compensation of harmonic currents produced by a nonlinear load. In the first part, the authors present a topology of five-level diode clamped Voltage Source Inverter (VSI), and its triangulo-sinusoidal Pulse Width Modulation (PWM) control strategy. In the second part, to remedy to instability problem of the input DC voltages of this APF, the authors propose to use a clamping bridge filter. After that, the sliding mode regulator used to control the APF is developed. The simulation results confirm the suitable performance of the filter after balancing the DC bus and using the sliding mode regulator.

Keywords: Active Power Filter, Clamping Bridge Filter, Multilevel Converter, Pulse Width Modulation (PWM)

INTRODUCTION

The intensive use of power converters and other non-linear loads in industry and by consumers in general, is causing an increasing deterioration of the power systems voltage and current waveforms.

The presence of harmonics in power lines results in greater power losses in distribution, interference problems in among other problems. The main consequence is the reduction of productivity in many industries, and therefore, the issue of power quality delivered to the end consumers is, more than ever, an object of great concern.

International standards concerning electrical power quality (IEEE-519, IEC 61000, EN 50160, among others) impose electrical equipments and facilities should not produce harmonic contents greater than specified values, and also specify distortion limits to the supply voltage. Meanwhile, it is mandatory to solve the harmonic problems cause by the equipments already installed.

One of the modern solutions for solving problems related to on the control theory and the inverter topology, these active filters are capable of compensating harmonic currents, power factor and unbalance, achieving balanced, sinusoidal currents at the source, with an

unitary value of power factor [1-2].

In this paper, first part is dedicated to the presentation of the model of the three phases five-level diode clamped VSI with its PWM control method. In the second part, to remedy to instability problem of the input DC voltages of this APF, the authors propose to use a clamping bridge filter. This APF is applied for the enhancement of medium voltage network power quality by compensation of harmonic currents produced by a nonlinear load (Fig. 1). At the end the simulation results of sliding mode controlled APF are presented.


Fig. 1: Synoptic diagram of application of shunt APF
on power supply fed a nonlinear load

STRUCTURE OF FIVE-LEVEL INVERTER

Structure of five-level diode clamped inverter is shown in Fig.2. Each leg is composed of four upper and lower switches with anti-parallel diodes. Four series dc-link capacitors split the dc-bus voltage in half. The necessary conditions for the switching states for the five-level inverter are that the dc-link capacitors should not be shorted, and the output current should be continuous [3-4]. Each leg of the inverter has five possible switching states (Table 1):


Fig. 2: Five-level diode clamped voltage source inverter

TABLE1 :   STATES OF FIVE-LEVEL INVERTER

Switching Symbols	Switching States								Output Voltage
	S_{i1}	S_{i2}	S_{i3}	S_{i4}	S_{i5}	S_{i6}	S_{i7}	S_{i8}	
P2	ON	ON	ON	ON	OFF	OFF	OFF	OFF	E/2
P1	OFF	ON	ON	ON	ON	OFF	OFF	OFF	E/4
O	ON	OFF	ON	ON	ON	ON	OFF	OFF	0
N1	OFF	OFF	OFF	ON	ON	ON	ON	OFF	-E/4
N2	OFF	OFF	OFF	OFF	ON	ON	ON	ON	-E/2

State P2*:* The upper switching devices S_{1x}, S_{2x}, S_{3x} and S_{4x} (x = 1, 2 or 3) are turned on. The output phase to neutral point voltage V_{xn} = E/2.

State P1*:* The switching devices S_{2x}, S_{3x}, S_{4x} and S_{5x} (x = 1, 2 or 3) are turned on. The output phase to neutral point voltage V_{xn} = E/4.

State 0*:* The switching devices S_{3x}, S_{4x}, S_{5x} and S_{6x} (x = 1, 2 or 3) are turned on. The output phase to neutral point voltage V_{xn} = 0.

State N1*:* The switching devices S_{4x}, S_{5x}, S_{6x} and S_{7x} (x = 1, 2 or 3) are turned on. The output phase to neutral point voltage V_{xn} = -E/4.

State N2*:* The lower switching devices S_{5x}, S_{6x}, S_{7x} and S_{8x} (x = 1, 2 or 3) are turned on. The output phase to neutral point voltage V_{xn} = -E/2.

INVERTER OUTPUT VOLTAGES

For each switching device S_{ij} (i = 1- 8, j = 1,2 or 3), we define a Boolean function F_{ij} as:

$$F_{ij} = \begin{cases} 1 & \text{if } S_{ij} \text{ is ON} \\ 0 & \text{if } S_{ij} \text{ is OFF} \end{cases} \qquad (1)$$

The complementarities between upper and lower switching devices of each leg impose the following equations:

$$F_{ij} = 1 - F_{(i-4)j} \quad i = 5 \text{ to } 8 \qquad (2)$$

For each leg of the inverter, we define five connection functions (one for each switching state) as:

$$\begin{cases} F_{c1j} = F_{1j}F_{2j}F_{3j}F_{4j} \\ F_{c2j} = F_{2j}F_{3j}F_{4j}F_{5j} \\ F_{c3j} = F_{3j}F_{4j}F_{5j}F_{6j} \quad j = 1,2 \text{ or } 3 \\ F_{c4j} = F_{4j}F_{5j}F_{6j}F_{7j} \\ F_{c5j} = F_{5j}F_{6j}F_{7j}F_{8j} \end{cases} \qquad (3)$$

The output phase voltages with reference to neutral point *(n)* of DC bus voltage are:

$$\begin{pmatrix} V_{1n} \\ V_{2n} \\ V_{3n} \end{pmatrix} = \begin{pmatrix} F_{c11} & F_{c21} & F_{c31} & F_{c41} & F_{c51} \\ F_{c12} & F_{c22} & F_{c32} & F_{c42} & F_{c52} \\ F_{c13} & F_{c23} & F_{c33} & F_{c43} & F_{c53} \end{pmatrix} \begin{pmatrix} E/2 \\ E/4 \\ 0 \\ -E/4 \\ -E/2 \end{pmatrix} \tag{4}$$

PWM STRATEGY OF THE FIVE-LEVEL VSI

Two-level carrier-based PWM techniques to multilevel inverters by making the use of several triangular carrier signals and one reference signal par phase. For **N**-level inverter, **(N-1)** carriers with the same frequency **fc** and same peak to peak amplitude **Ac** are disposed such that the bands they occupy are contiguous. The reference, or modulation, wave forme has peak to peak amplitude **Am** and frequency **fm**, and its centered in the middle of the carrier set (Fig. 3). The reference is continuously compared with each of the carrier signals. If the reference is greater than a carrier signal, then the active device corresponding to that carrier is switched on; and if the reference is less than a carrier signal, then the active corresponding to that carrier is switched off [5,6].

For the five-level diode clamped inverter four triangular bipolar carrier are used. As presented in figure 2, the input DC bus of this structure is fed by a battery E. Figure 4 shows the first phase output inverter voltage VA. We note that this voltage composed by the three legs voltages follow its reference with a frequency of 50Hz. Figure 5 displays the voltages across input capacitors. Without any algorithm applied to control or circuitry added to the inverter structure, it can be noted that capacitors voltages are unbalanced. Effectively, U_{c1} and U_{c4} voltages increase and U_{c2} and U_{c3} decrease.


**Fig. 3:** Triangulo-sinusoidal strategy with four bipolar carriers


Fig. 4: Simple output voltage V_A

Fig. 5: Inverter input capacitors voltages

With this unbalance of capacitors DC bus, we cannot obtain a symmetric voltages leg, and consequently a bad output voltage. This problem constitutes the major limitation for the use of this power converter

MODELING AND CONTROL OF CLAMPING BRIDGE

The clamping bridge cell is a simple circuit constituted by a transistor and a resistor in series connected in parallel with a capacitor as shown in Fig. 6. The transistors are controlled in order to maintain the equality of the different voltages [7].


Fig. 6: Clamping bridge cell

In this part, the model of this filter with clamping bridge is defined by the following equation:

$$C_i(dU_{ci}/dt) = Ired_i + ir_{(i+1)} + ic_{(i+1)} - id_i - ir_i \tag{5}$$

with:
$$ir_i = T_i(U_{ci}/R_i)$$

The transistor is controlled using the following algorithm:

$$\begin{cases} \varepsilon_i = U_{ci} - U_{cref} \\ \text{if } \varepsilon_i > dr \quad \text{on} \quad \text{a} \quad T_i = 1 \Rightarrow ir_i = T_i(U_{ci} / R_i) \\ \text{if } \varepsilon_i < -dr \quad \text{on} \quad \text{a} \quad T_i = 0 \Rightarrow ir_i = 0 \end{cases} \tag{6}$$

with dr: hysteresis band width.

ACTIVE POWER FILTER CONTROL

Active power filter is controlled using sliding mode regulator [8-9]. From the model of active filter associated to supply network (7) and by considering the error between harmonic current reference and the active filter current as sliding surface (8), and the smooth continuous function as attractive control function (9), one gets the control law (10).

$$V_{frefK} - V_K = R_f i_{fK} + L_f(di_{fK} / dt) \tag{7}$$

with: $V_K = V_{sK} - R_s i_{SK} - L_s(di_{sK} / dt)$;

$K = 1,2$ and 3

$$S_s = i_{frefK} - i_{fK} \tag{8}$$

$$U_n = k.(S_s /(|S_s| + \lambda)) \tag{9}$$

$$V_{frefK} = R_f i_{fK} + L_f(di_{frefK} / dt) + V_K + k(S_s /(|S_s| + \lambda)) \tag{10}$$

SIMULATION RESULTS

A medium voltage source of 5.5kV, 50Hz feeds a nonlinear load as illustrated in Fig. 1. This load produces a distorted current of 62 % THD which is above the tolerated THD limit standard. This current with its spectral analysis are presented in Figures 7 and 8.

Fig. 9 shows DC bus capacitors voltages of APF before and after application of clamping bridges. Before t=2s, these voltages are unbalance. Application of clamping bridges allows getting stable capacitors voltages around there reference of 3kV.

Reference identified harmonic current i$_{frefl}$ and output filter current i$_{fl}$ are almost identical as presented in figure 10.

Fig. 11 presents main source voltage V$_{s1}$ and current i$_{s1}$ after harmonic current compensation. Spectral analysis is presented in Fig. 12. It is shown that source current is almost sinusoidal with THD less than 4% and unity power factor.

Simulation Parameters:
   Main source:
V$_{(ph-ph)}$ = 5.5kV, f = 50 Hz, R$_s$ = 0.0001Ω, L$_s$ = 0.001H.
   Load:
L = 0.005H, R = 20 Ω, C = 0.01F .
   Active power filter:
R$_f$ = 0.0001 Ω, L$_f$ = 0.004 H, C = 0.005 F, f$_c$ =6 kHz.

Fig. 7: Current drawn by the nonlinear load


**Fig. 8:** Spectral analysis of current i_{l1} (THD=62%)


Fig. 9: DC bus capacitors voltages of five-level APF

**Fig. 10:** Reference harmonic current i_{frefl} and filter output current i_{fl}

**Fig. 11:** Main source voltage V_{s1} and current i_{s1}

Fig. 12: Spectral analysis of current i_{s1} (THD=3%)

CONCLUSION

We have proposed several methods to compensate the perturbations in an electrical network. In this paper a three-phase shunt active power filter that compensates line current harmonics has been presented and analyzed. Also the study of the instability problem of the input DC voltages of this converter shows that its different input voltages are not stables, which implies a bad harmonic current compensation. To solve this instability problem, one proposes to use a clamping bridge filter to improve input DC voltages balance.

Stable DC bus supply of sliding mode controlled five-level diode clamped shunt APF allows getting low-harmonic content network currents with THD less than 4% and unity power factor. The obtained results show that the proposed solution allows using this topology to compensate the harmonic current and reactive power in high power utilities.

REFERENCES

[1]. Akagi H., 1994 - Trends in Active Power Line Conditioners. IEEE Transactions on Power Electronics Vol. 9, No. 3, May. 263-268.

[2]. Abdelkrim T., Berkouk E.M., Benamrane K., Benslimane T., 2012 - Study and control of five-level PWM rectifier-five-level NPC active power filter cascade using feedback control and redundant vectors, Turkish Journal of Electrical Engineering and Computer Sciences, Vol. 20, 655-677.

[3]. Abdelkrim T., Benamrane K., Benslimane T., Benkhelifa Aeh., 2013 - Stabilization of DC Link Voltage Using Redundant Vectors for Five-Level Diode Clamped Shunt Active Power Filter, WSEAS Transactions on Circuits and Systems, Volume 12, Issue 5.

[4]. Lalili D., Lourci N., Berkouk E.M., Boudjema F., Petzoldt J., Yasin Dali M., 2006 - A Simplified Space Vector Pulse Width Modulation Algorithm For Five Level Diode Clamping Inverter, International Symposium on Power Electronics, Electrical Drives, Automation and Motion, $21 - 26$.

[5]. Benamrane K., Benslimane T., Abdelkhalek O., Abdelkrim T., 2015 - New Algorithms for Stability of Output Voltages of Stand-Alone Single Stage Five Levels Inverter in South

Algeria PV System, The Mediterranean Journal of Measurement and Control, Vol. 11, No. 2, 444-453.

[6]. Hur N., Jung J., Nam K., 2001 - A Fast Dynamic DC-Link Power-Balance Scheme for a PWM Converter-Inverter System. IEEE Transactions on Industrial Electronics.Vol. 4.

[7]. Bouchafaa F., Berkouk E.M., Boucherit M.S., 2008 - Modelling and control of a power electronic cascade for the multi DC bus supply", The International Journal for Computation and Mathematics in Electrical and Electronic Engineering, Vol. 27, No.5, 1128-1143.

[8]. Slotine J. J., Li W., 1991 - Applied Nonlinear Control", Englewood Cliffs, NJ: Prentice-Hall, UK.

[9]. Msaddek A., Gaaloul F., M'sahli., 2014 - Comparative study of higher order sliding mode controllers", 15th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA), 915-922.